# microprocessor and computer architecture UNIT-2 pipelining

feedback/corrections: vibha@pesu.pes.edu

VIBHA MASTI

#### PIPELINING

- · Multiple instructions overlapped in execution
- Parallelism
- · eg: assembly line for automobile manufacturing
- · Each step: pipe stage/segment
- · stages connected to form pipe
- Instructions enter from one end, progress through the stages, and exit through the other end

# -throughput

- · automobile how often a completed car exits assembly line
- · computer how often instruction exits pipeline
- time required to move instruction from stage i to stage it 1 in the pipeline is called processor cycle
- · length of processor cycle determined by time required for the slowest pipe stage
- time per instruction =

time per instruction un unpipelined machine no. of pipe stages

# SEQUENTIAL



# ARM ARCHITECTURE - 5 stage pipeline



#### throughput

- Throughput = instructions completed per second Chow often an instruction is completed) due to parallelism
- Latency = time taken to execute a single instruction in the pipeline



Example

instr 1	IF	ID	EX	MEM	WB	
instr 2		١F	ID	Ex	MEM	WB
instr 3			١F	١D	EX	MEM
instr 4				IF	ID	EX
instr 5					IF	ID

- · one instruction per clock cycle
- unbalanced pipeline: each instr takes diff times latency of each instruction increases and time is wasted
- solution: balance by making all instr as long as slowest one



Simply adding the latencies to compute the pipeline latency, only would work for an isolated instruction



#### of Pipeline stages

ARM7TDMI



- · add sign-extended offset to PC in case branch needs to happen (branch target address)
- · if branch needs to happen, store back in PC reg
- · fixed-field decoding
- 3. Execute (EX)
  - · effective address will
  - · ALV operations (barrel shifter, multipier, MUX)
  - · three possible functions
    - (as Memory Reference
      - ALV adds base reg and offset to calculate effective address LDR RO, ER17, #4
    - (b) Reg-Reg ALU instruction
      - ALV performs operation specified by opcode on values read from reg file
    - (c) Reg-Imm ALU instruction
      - ALU performs operation specified by opcode on first value read from reg file and sign extended immediate effective address compute
  - · in LOAD/STORE architecture, EA and execution cycles are combined to single clock cycle as no instr needs to simultaneously do both (LDR/STR VS ALU)

4. Buffer/ Data or Memory Access (MEM)

- · Data in memory is accessed LLDR/STR)
- · Otherwise, ALU recult buffered for one clock whe
- · LOAD: mem read using effective address
- · STORE: mem writes from second reg to effective address

#### 5. Write back (WB)

- · Data written back to reg Cresult of instr)
- · Data either from memory system (LOAD) or ALV

#### Execution time

CPU Time = instruction count (IC) x clock cycle x CPI

Pipeline Issues

cycles per instr

#### 1. Pipeline imbalance

- reduces performance as clock can run no faster than time needed for slowest pipeline stage
- unbalanced pipeline
- 2. Pipeline latency
  - limits arise from imbalance among pipeline stages and pipelining overhead

#### 3. Pipeline overhead

- combination of pipeline register delay and clock skew

#### 4. Pipeline registers delay

- add setup time that triggers a write and propagation delay to the clock

#### s. Clock skew

- max delay between when the clock arrives at any two registers (pipeline regs)



- Dependency of instructions: instructions need to wait for execution before next dependent instruction can execute
- · Ideal pipelines: no dependence

Q: Consider the unpipelined processor in the previous section. Assume that it has a 1ns clock cycle and that it uses 4 cycles for ALU operations and branches and 5 cycles for memory operations. Assume that the relative frequencies of these operations are 40%, 20%, and 40%, respectively. Suppose that due to clock skew and setup, pipelining the processor adds 0.2 ns of overhead to the clock. Ignoring any latency impact, how much speedup in the instruction execution rate will we gain from a pipeline?

avg unpipelined = (1×4×0.4) + (1×4×0.2) + (1×5×0.4) = 1.6+0.8+2.0 = 4.4 ns

avg pipelined = 
$$1 + 0.2$$
  
=  $1.2$  ns

Speed up = 
$$\frac{4.4}{1.2}$$
 = 3.67 times

#### HAZARDS

- Situations that prevent next instruction in instruction stream from executing in its designated dock wde
- · Mazards reduce performance from ideal speedup
- · Hazarde make pipeline stall no new fetching during stall

#### i) structural hazards

- arise from resource conflicts
- hardware unable to support all combinations of overlapping instructions

#### 2) Data Hazards

- instruction depends on results of previous instruction exposed by overlapping of instruction

#### 3) Control Hazards

- pipelining of branches / instructions that change PC

#### Performance of Pipelining With stalls

· causes pipeline performance to degrade from ideal performance

#### CASE 1: NO DEPTH

Actual speedup = <u>CPI unpipelined × clock cycle unpipelined</u> CPI pipelined × clock cycle pipelined



CPI unpipelined I + pipeline stall clock cycles per instruction

CASE 2: DEPTH

speedup =		pipeline	depth	
ΙΤ	l + pipeline	stall clock	cycles per	instruction

### 1. structural Hazards

#### Hazards-Von Neumann Architecture



#### Eliminate Hazard

- Duplicate resource (I-cache, D-cache)
- · Stall pipeline (no-op)

#### 2. Data Hazards

- Dependency: name & data dependency
  Results of prev instructions required for next instructions
- · Pipeline registers

#### i) Read After Write (RAW) Hazard

· instr J reads before instr I writes it

ADD	RI,	R2,	R3			
SUB	R4	R	RS	)	data	from
AND	RS .	RG	RI	Ļ	RI	
OR	R6	, R7,	RI	J	requ	ired

· aka data dependency

# IF +> ID +> IE +> MEM +> WB IF + ID + IE + MEM + NWB

## IF + ID + IE + MEM + WB

#### Solution

- · stall pipeline (2 stalls for eg)
- · data forwarding/operand forwarding · ALU: no stalls if DF used

IF +> ID +> IE +> MEM +> WB

IF +> ID + IE +> MEM +> WB

· stalled for only 1 CC

LW RI, O(R2) SUB R4, R1, R5 AND R5, R6, R1 OR R6, R7, RD

IF +> ID +> IE +> MEM +> WB

IF+> ID + IE +> MEM +> WB

- · stall needed
- . No way to eliminate stalling

2) Write After Read (WAR) Hazard

· instr J writes before instr I reads it

ADD R2, R1, R3 supposed to be SUB R1, R4, R5 - overwritten after reading

· no data dependency

· out of order execution : instr J ends up writing before instr I (permits 000 exec)

· aka antidependency or name dependency (name causes conflict, not result)

#### Solution

- · use differenent register name
- 3) Write After Write (WAW) Hazard
  - · instr J writes before instr I writes it
    - ADD RI, R2, R3 SUB RI, R4, R5 can end up MUL R2, R), R6 ~ reading wrong data
  - · output dependency/named dependency

Q: a = b+c; d = e-f; (MIPS)

	LW	R1, 6		5 CC
dependency	7 LW	R1, C	<b>`````````````````````````````````````</b>	6 CC
0	( ADD	RO, RI, R2 -	<del>)</del>	8 CC
w followed	SW	R0, a	>	۹ د د
by ALU:	LW	R4,e	>	10 CC
1 stall	LW	rs, f		II CC
	SUB	R3, R4, R5 -		13 CC
	SW	R3, d	~~~>	14 CC

# Data Forwarding hardware solution

- Compiler Rearrangement software solution-software scheduling
  - reduce dependencies by changing order
    minimise penalty
    without changing logic

LW	RIL	design tra	deoff:
LW	Ri,c	stalling	v.9
LW	R4,e	dummy	instruction
LW	rs, f		
ADD	RO, RI, R2		
SW	Roja		
SUB	R3, R4, R5		
SW	R3, d		

# FLUSHING PIPELINE

Pumpina	in	0's	40	empty	pipeline
Ľ Ľ				10	

# 3. Control Hazard

· control sequencers

#### · PC -> <u>PC+ offset</u> in branch instruction >> target address



- · if branch condition is true, next fall through instr should be flushed from pipleline
- · when decision made, 3 instr in pipeline

#### Solution

- 1. Stall pipeline until outcome of branch known
- 2. Zero tester circuit
  - move decision hardware to 10 stage
- · Branching done at 10 stage takes 2 cc
- · Henceforth: branch 2 cc
- · Branch prediction: field in CS; moment it is fetched, decide if it is branch (research topic)



#### Branch Prediction

- 1. Static branch prediction compile time 2. Dynamic branch prediction run time

Static branch Prediction

- · compiler makes prediction; 1D stage
- · 4 alternatives
  - 1. Stall until branch direction is clear
    - · do nothing until direction known
  - 2. Predict branch not taken
    - · untaken branch
    - · compiler thinks not taken
    - · penality if taken
  - 3. Predict branch taken
    - · taken branch
    - · penalty of 1cc if wrong (untaken)
  - 4. Delay slot

    - insert another useful instruction right after branch
       special instr (delay slot) that would otherwise also execute

IF -> ID -> IE -> MEM -> WB

instruction > IF +> ID +> IE +> MEM +> WB

IF-+> ID-+> IE-+> MEM-+>WB

branch outcome



## BRANCH HISTORY TABLE

- · some bits reserved to store branch history
- · branch prediction buffer (BPB/BHT)
- · at runtime, prediction made using BPB (table lookup)

### dynamic branch prediction

- based on branch prediction buffer, decisions made at runtime
- · two kinds:
- IF stage : buffer

#### 1. One-bit predictor

- · 0 & 1 : 2 states
- · not taken & taken





Variant 1



Variant 2



Q: Consider instr pipeline w 4 stages, stage delay= 8 ns, register delay=0. speedup=? 100 instr

	1
n =	106
ŧc	= 8
	n = tc

Q: consider MIPS32 processor pipeline, data references = 42.1., ideal CPI is 1.25 (ignoring mem structural hazard). How much faster is ideal machine without hazard vs with hazard?

Speedup= <u>ideal CPI x Pipeline depth</u> ideal CPI + stall cycles per instr

speed up = <u>1.25 x K</u> = K i-Cache & d-cache 1.25+0

Speedup  $rec_{1} = \frac{1.25 \times K}{1.25 + 0.42 \times 1} = \frac{1.25 \times K}{1.67}$ 

faster = 1.67 = 1.3361.25

<b>B</b> :	Calculate	CC	for	execution	of	this	segment	on	simple	pipelin	e
	without	dato	for	warding	wher	n resu	alt of	branch	instr	lnew	PC)
	is availa	ble	after	WB St	rage.	show	timina				
					0		C				

LI: LDR, RI, CR47 IF O & M W

LOR R2, ER4, #400] IF 10 EX M W

ADD R3, R1, R2 IF 10 \* K EX M W

STR R3, CR47 IF \* \* 10 EX \* M W

SUBS R4, R4, #4 IF 10 x EX M W

BNEZ RY, LI IF \* 10 + \* EX M W

Q: same as above, with data forwarding

LI: LDR, RI, CR4]	١F	v	EX	Μ	ω						
LOR R2, [R4, #40	0]	16	Ŵ	EX	M	W					
ADD R3 R1 R2			1C	10	*	↓ EX	Μ	W			
STR R3, CR47				١F	*	v	EX	M	W		
\$UBS R4, R4, #4						16	Ø	EX	M	ω	
BNEZ RA, LI							١F	Ŵ	БХ	M	W

speedup = <u>pipeline depth</u> It CPI Penalty ideal CPI = 1

speedup = <u>pipeline depth</u> It branch freq.\* branch penalty

speedup = \_\_\_\_\_\_ pipeline depth 1+ % branch ( % \_\_\_\_ penalty\_ + % NT · penalty\_NT )